sky130_fd_sc_hd__nand2_2
oksky130 standard-cell layout `sky130_fd_sc_hd__nand2_2` from the #4 test corpus.
Schematic
Drawn from PDK netlist `sky130_fd_sc_hd__nand2_2.spice` @ commit `ac7fb61f` (google/skywater-pdk-libs-sky130_fd_sc_hd), sha256 `90624697a8d4…e1490e`. Classic NAND2 topology (2 series NMOS + 2 parallel PMOS, 8 physical devices, each logical transistor folded x2) — verified device-by-device in issue #1123's PR body.
Renders
Click a render to open an interactive, pan/zoom viewer of the actual GDS.
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →
Click to explore →Metrics
| Layers | 22 |
|---|---|
| Cells | 1 |
| Instances | 0 |
Signals
Edit the stimulus below and re-run to simulate this cell with ngspice in your browser, against the same vendored sky130 device models used to generate the signals above.
Loading waveform…
tt/1.800V/27C
- tphl38.71 ps
- tplh55.17 ps